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Abstract mutual exclusiveness detection and operation scheduling.a  In high-level hardware synthesis (HLS) there is a gap
on the quality of the synthesized results between data-flow
and control-flow dominated behavioral descriptions. Heu-
ristics destined for the former usually perform poorly on
the latter. To close this gap, the CODESIS interactive HLS
tool relies on a unifying intermediate design representa-
tion and adapted heuristics that are able to accommodate
both types of designs as well as designs of a mixed data-
flow and control-flow nature. Preliminary experimental
results in mutual exclusiveness detection and in efficiently
scheduling conditional behaviors, are encouraging and
prompt for more extensive experimentation.
1. Introduction
The topic of efficiently scheduling conditional behav-
iors having a complex conditional structure, has been thor-
oughly investigated in previous research work mainly
because traditional DFG based heuristics do not efficiently
handle this kind of descriptions [1].
Several better adapted heuristics were proposed ([1],
[2], [3], [4], [5], [6]). The quality of their results depends
heavily on the ability to exploit conditional resource shar-
ing ([2], [4], [6], [7]) and speculative execution ([3], [5],
[16], [17]) possibilities as well as shorten path lengths
using node duplication techniques [3].
In resource constrained scheduling these techniques
permit to better utilize the hardware resources in the datap-
ath and obtain better schedules which result in shorter exe-
cution paths and less control logic.
An important issue, also underlined in previous work
([9], [10]) relates to the effects of the syntactic variance of
the input descriptions, on the synthesis results. These neg-
ative effects intervene in two distinct but interrelated levels
as far as scheduling conditional behaviors is concerned;
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[3], [11] using the structure of the input description, pro-
duce different schedules for semantically equivalent but
syntactically different descriptions. This is due to the vari-
ability on the amount of detected mutual exclusiveness [9].
Furthermore, CFG-based scheduling (i.e. PBS [6]) is very
sensitive to the statement order in the input description.
From the above it is clear that efficient HLS for control
dominated designs relies on the combination of the above
techniques and in effectively coping with the problem of
syntactic variance.
1.1. A unifying approach
In our previous work of [22], [19] we aligned with the
view supported by others [5], [8], [9], in advocating for the
need of more flexible internal design representations, to
optimize the HLS results and effectively handle both con-
trol and data flow dominated designs.
In this paper it is explained why the adoption of an
intermediate design representation, like the Hierarchical
Conditional Dependency Graph (HCDG) unifies and
enhances the high-level synthesis of behavioral descrip-
tions. Unification is mainly achieved because the HCDG is
well adapted to describe both control-flow and data-flow
designs. Representing control and data flow in a uniform
manner is key to efficient scheduling/allocation heuristics
that combine the aforementioned optimization techniques
under a single framework.
Thanks to its origins in formal specification the HCDG
constitutes a formal framework on which HLS design
activities can be optimized and freed from the negative
effects of structural syntactic variance (if nesting, order). 
Though benchmark results are a good indication on the
interest of the proposed approach, further refinement and
validation on larger designs is needed. To this end the
CODESIS interactive synthesis tool has been developed.
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2. The HCDG internal design representation
The HCDG [20] is a special kind of directed graph that
represents data and control dependencies from a uniform
dataflow perspective. It consists of the Conditional Depen-
dency Graph (CDG) and the Guard Hierarchy (GH). To
better illustrate the notions of the HCDG a small example
will be used throughout this paper. Taken from [8], its C-
like representation is shown in figure 1 and its HCDG in
figure 2. For details on the HCDG construction process the
interested reader is referred to [19].
Figure 1.  Control-flow dominated description
Figure 2.  Example HCDG; CDG and GH
The CDG consists of a set of nodes and set of edges
both labeled by guard conditions, called guards in the
sequel. Guards (named Hi) are a special type of nodes
(shown as rectangles) and represent boolean conditions
that control the execution of operations and the assignment
of values to variables. They have also been used as a for-
mal control model in [4], [5] using a CDFG representation.
process jian(a, b, c, d, e, f, g, x, y)
in port a[8], b[8], c[8], d[8], e[8], f[8], g[8];
in port x, y;
out port u[8], v[8];
{
static T1;
static T2[8], T3[8], T4[8], T5[8];
T1 = (a +1 b) < c;
T2 = d +2 e;
T3 = c +3 1;
if (y) {
if (T1) u = T3 +4 d; /*u1 */
else if (!x) u = T2 +5 d; /*u2 */
if (!T1 && x) v = T2 +6 e;
} else {
T4 = T3 +7 e; 
T5 = T4 +8 f;
u = T5 +9 g; /*u3 */
}
}
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H1 H167The rest of nodes (ovals) correspond to operations (i/o,
computation, data multiplexing and state storage with
either register or transparent latch semantics) that com-
pute/assign values to variables. I/O node names are pre-
fixed by ?/! respectively.
Edges represent control and data dependencies. Control
dependencies (most of them omitted in figure 2 for read-
ability reasons) are from guard nodes to the CDG nodes
labelled by them and are represented by dashed arrows.
Solid arrows represent data (computation) dependencies.
The HCDG obeys the principle of static single assign-
ment. Nodes may have more than one definition only
under mutually exclusive conditions (e.g. !u). In table 1
the guard definitions for the example are given.
  
2.1. Formal semantics and the guard hierarchy
Initially the HCDG was developed as internal represen-
tation of systems described in the SIGNAL synchronous
formal specification language, used for the specification of
reactive, real-time systems. The interested reader is
referred to [25] for more details. Being so it disposes of a
formal calculus that allows for the compile time proof of
correctness properties as well as the definition of correct-
ness preserving graph transformations useful in optimizing
the synthesis results [24]. 
In a discrete time model where time is considered as an
infinite sequence of logical instants, a guard is the set of
logical instants that the boolean condition defining it, eval-
uates to true. The theoretical foundations of the HCDG
consider guards as sets and guard formulas as application
of set operations on these sets. In [21] it is shown how an
equivalent representation of guard formulas as boolean
functions can be obtained and vice-versa. Guards are
equivalence classes of the HCDG nodes grouping together
nodes labeled by the same guard, thus active at the same
logical instants.
The guard nodes of a HCDG are organized in a Guard
Hierarchy (GH) which is a hierarchical tree-like, represen-
tation of the design control (figure 2, bottom). The GH
represents the inclusion relation between guards.
Inclusion relation. Lets denote by hi the boolean func-
tion corresponding to guard Hi. hi evaluates to true when-
Guard Boolean Definition Guard Boolean Definition
H1 1 H6
H2 H7
H3 H8
H4 H9
H5 H10
Table 1. Guard Definitions
y T1⋅
y y T1⋅
y y T1⋅ y T1 x⋅ ⋅+
y y T1⋅+ y T1 x⋅ ⋅
y y T1⋅ y T1 x⋅ ⋅+ + y T1 x⋅ ⋅
Never Hi is present otherwise to false. The inclusion relation
represented by the tree like structure of GH simply states
that: . Using the
boolean definitions the inclusion relation between two
guards will be denoted as: . In addi-
tion, inclusion can be extended to the following cases:
In [21], the guard hierarchy is implemented as a hierar-
chy of BDD’s. Control representations based on BDD's
have already been used in previous work ([15], [4], [5]).
The originality of the GH lies on the hierarchy construc-
tion and not at the use of BDD's which are simply used for
their efficiency. Using BDD’s two things can be efficiently
achieved. First, equivalence between guard formulas can
be easily established to avoid redundancy. Second, during
hierarchization, it is easy to find the maximum depth in the
tree that a guard node can be inserted, by means of a spe-
cial factorization algorithm (see [21] for details). This
yields an optimally refined inclusion hierarchy.
The some of the advantages of using the inclusion hier-
archy information will be shown later on. Briefly, it per-
mits to minimize the number of mutex tests [19] in guard
exclusiveness detection used for conditional resource shar-
ing especially useful in interactive design environments
where speed is important. The hierarchy also enables the
development of probabilistic priority functions used in
HCDG based list scheduling that efficiently account for
conditional behavior [24]. Finally, in [20] it is shown that
guard inclusion information is very important in order to
triangularize a larger number of systems of guard equa-
tions than it would be possible by using a rewriting system
based only on the axioms of boolean algebra.
2.2. Efficient static mutual exclusiveness detection
Mutual guard exclusiveness will be noted by ⊗. Since
in the formal foundations of the HCDG guards are sets of
logical instants, two guards are mutually exclusive if their
intersection is empty: . In
Hj descendants Hi( )∈( )∀ Hj Hi⊆⇒
H2 H1⊆ h2 h1≤≡
Hk Hi Hj∪= Hi Hk⊆ Hj Hk⊆,⇒
Hk Hi Hj∩= Hk Hi⊆ Hk Hj⊆,⇒
H1 H2∩ ∅=( ) H1 H2⊗⇔
Benchmark Number of 
operations
Total 
number of 
pairs
Gupta&Li [8]
desc1
9 36
desc2
Gajski [26]
desc1
6 15
desc2
Kim [11]
desc1
24 226
desc2
Parker [12]
desc1
16 120
desc2
test [19]
desc1
8 + 3 28 + 3
desc268terms of the guard boolean function representations the
above translates to: , which
is the mutex test of [15].
Guard inclusion, as shown in [19], permits to minimize
the number of mutual exclusion tests significantly. This
optimization relies on the following proposition:
Let  then:
meaning that if two guards H1, H2 are mutually exclusive
then every guard in the sub-hierarchy of H1 is mutually
exclusive to every guard in the sub-hierarchy of H2.
A set of benchmarks was used for the experimental
evaluation of the mutual exclusiveness identification capa-
bilities of the proposed approach compared to the methods
of [26], [8], which are the most powerful methods so far in
terms of coverage and insensitivity to syntactic variance.
The benchmark from [19], was included to test the capa-
bilities of our approach to reason on conditions defined by
simple arithmetic relations [23]. Two semantically equiva-
lent but syntactically different descriptions for each bench-
mark were used (desc.1, desc.2). The first, has a maximal
conditional nesting as opposed to second one where condi-
tions are flattened and each assignment is in its own condi-
tional block. The results in the table below show that our
method has at least as much coverage as the other two
methods for a smaller number of mutex tests.
2.3. Mutual exclusiveness representation
Guard mutual exclusiveness is represented by a com-
patibility graph, MEG for Mutual Exclusiveness Graph,
where vertices represent guards and edges the mutual
exclusiveness relation between the guards connected by
the edge. For the example the resulting MEG is shown in
figure 3. Cliques in the MEG correspond to groups of pair-
wise mutually exclusive guards. Depending on the
resource sharing context (FUs, registers, interconnects)
each vertex has an associated list of specification objects
h1 h2⋅ false= H1 H2⊗⇔
subhier H( ) descendants H( ) H{ }+=
H1 H2⊗
Hi Hj( , )( ) subhier H1( ) subhier H2( )×∈∀ Hi Hj⊗,
⇒
umber of 
mutex 
pairs
% coverage Number of 
mutex testsGupta [8] Gajski [26] Ours
22 100 86 100
20
22 100 100 100
7 100 100 100
5
7 100 100 100
120 100 100 100
2
120 100 100 100
55 100 78 100
24
55 100 100 100
18 + 0 78 78 100
11
18 + 0 78 78 100
being active under this guard and can be allocated to a
resource of that type. For instance, during scheduling such
a structure permits to easily find groups of mutually exclu-
sive operations that may share the same functional unit of
a specific type.
In [22] it is argued that the best adapted algorithm to
find such cliques is based on the initial-graph-partition
algorithm presented in [13]. Other heuristics e.g. [14] are
not as well adapted to satisfy our clique construction
objectives since clique maximality is not always a good
optimization criterion when scheduling is considered.
Figure 3.  MEG for the example
Amongst other applications HCDGs and guard exclu-
siveness have also been used to false path identification
(see [23] for more details) useful in path-based scheduling
heuristics as well as more accurate static timing analysis.
2.4.  Optimization by HCDG transformations
Constructing the HCDG reflects the way the design is
described by the designer. Applying graph transformations
semantically equivalent representations are produced.
Using guard information transformations like dead code
elimination, code motions, node duplication, path length
reduction by dependency rearrangement, etc. can be easily
performed. In our approach, transformations are of two
types; pre- and post-scheduling.
The objective of pre-scheduling transformations is to
remove syntactic variance and bring the HCDG into a
form that will eventually yield better scheduling results.
Such transformations include, lazy execution guard trans-
formation to increase conditional resource sharing possi-
bilities, dependency rearrangement and node duplication
at mutually exclusive guards to shorten path lengths.
The term lazy execution is used to denote the situation
when a node produces a value only as often as this value is
used by other nodes. Computing the appropriate node
guards for lazy execution may introduce additional guards
in the guard hierarchy and some control paths may become
longer. However the transformed graph contains more con-
ditional resource sharing possibilities and in a scheduling
scheme where conditional resource sharing is combined to
speculative execution this lengthening of control paths can
be effectively amortized. Finally, in certain cases where
max clique
H1
H8
H2
H5
H4
H3
H9
H7
H6
H1069the result of a node is used at mutually exclusive guards
the node can be duplicated at these guards without increas-
ing hardware costs since the duplicated operation nodes
are mutually exclusive and may share the same resource
during scheduling. Post-scheduling transformations, incor-
porate scheduling information (i.e. conditional resource
sharing and speculative execution) into the HCDG and so
the transformed graph can be used in subsequent schedul-
ing iterations or post-scheduling high-level synthesis
activities (i.e. allocation/binding etc.).
Comparing figure 2 to figure 4, in the HCDG of the
example the initial node guards were modified to enforce
lazy node execution (e.g. +1, +2, +3, < initially labelled by
guard H1). Also, the node +3, used under mutually exclu-
sive conditions (H6 ⊗ H3), was duplicated to shorten the
control paths. The data merge node (triangle u) is intro-
duced to enforce the single assignment principle for vari-
able u (in the behavioral description) which has multiple
definitions (u1, u2, u3) under mutually exclusive condi-
tions, represented by guards H3, H6, H10 respectively.
Figure 4.  HCDG after optimizing transformations
3. HCDG based List Scheduling Heuristic
In this section a modified list scheduling heuristic that
takes advantage of the HCDG features, is described. One
important advantage of list scheduling is that its quality
depends on the choice of the priority function [1]. In [22]
we exploit the guard hierarchy to define a probabilistic pri-
ority function that better accounts for the conditional
nature of the design. This is combined to an intelligent
scheduling policy that employs pre-scheduling optimizing
transformations (lazy execution, node duplication), condi-
tional resource sharing and speculative execution.
This process has several advantages. The list schedul-
ing priority criterion is satisfied for the greatest number of
distinct execution instances (paths) simultaneously
because the constructed cliques for conditional resource
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sharing contain always the highest priority node and the
largest number of other higher priority nodes that can
share a resource with it. In respect to [9] and [5], specula-
tive execution is considered only after normally executing
nodes have been scheduled. In this way the risk of length-
ening execution paths by displacing normally executing
operations in favor of speculatively executing ones, is
avoided. Finally, conditional resource sharing is exploited
during scheduling and not before and so lengthening of
execution paths due to inappropriate conditional resource
sharing (i.e. [2], [11]), is also avoided.
3.1. Experimental results
The HCDG-based list scheduling heuristic is compared
to other similar heuristics (Kim [2], CVLS [7], [3], PBS
[6], Brewer [5], ADD-FDLS [9]) using benchmarks
appearing in previous work (kim, waka, maha, jian from
[2], [7], [12], [8] respectively). For each benchmark the
HCDG was constructed, the guard hierarchy was refined,
the HCDG was transformed for lazy execution and guard
mutual exclusiveness was established using the techniques
described in [18]. Results are given in the tables 2 to 5, for
various resource constraints (cmp/+/- one cycle resources)
and chaining length (cn: 1, means no chaining) in terms of
“total / longest path / shortest path” numbers of states.
Finally, the insensitivity of the scheduling results to the
effects of syntactic variance is shown in table 6. For each
benchmark two semantically equivalent but syntactically
different descriptions (descr.1, descr.2) are used. The first,
has a maximal conditional nesting as opposed to second
Resources Kim PBS crit. path Brewer ours
cmp: 0, +: 1, -: 1, cn: 1 8/8/3 - - -/5/- 5/5/4
cmp: 0, +: 1, -: 1, cn: 2 6/5/2 9/5/2 8/8/- - 5/5/4
cmp: 0, +: 2, -: 3, cn: 1 - - - -/4/- 4/4/2
cmp: 0, +: 2, -: 3, cn: 3 3/3/2 - 4/4/- - 3/3/2
cmp: 0, +: 2, -: 3, cn: 5 - 4/3/1 - - 3/3/2
Table 2. Results for the “maha” benchmark
Resources CVLS Kim PBS Brewer ours
cmp: 1, +: 1, -: 1, cn: 1 7/7/5 7/7/4 - - 7/7/4
cmp: 1, +: 1, -: 1, cn: 2 - 7/7/3 8/7/3 -/7/- 6/6/3
cmp: 1, ALU: 2, cn: 1 - - - - 7/7/4
cmp: 1, ALU: 2, cn: 2 - 6/6/3 6/6/3 - 6/6/3
Table 3. Results for the “waka” benchmark
Resources Kim Brewer ADD ours
cmp: 2, +: 2, -: 1, cn: 1 8/8/6 - 6/6/5 6/6/6
cmp: 1, +: 2, -: 1, cn: 1 - -/6/- 6/6/6
cmp: 2, ALU: 2, cn: 1 - - - 6/6/6
Table 4. Results for the “kim” benchmark
Resources ours (cn=1) ours (cn=2)
cmp: 1, +: 1, cn: 1 4/4/3 4/4/3
cmp: 1, +: 2, cn: 1 4/4/2 3/3/2
Table 5. Results for the “jian” benchmark70one where conditions are flattened and each assignment is
in its own conditional block. It is worth noting that for
both descriptions the same HCDG was derived.
4. The CODESIS tool
In order to validate our results in more realistic contexts
and quantitatively evaluate the effectiveness of the HCDG
and the HCDG-based heuristics the CODESIS interactive
CAD tool has been developed. Currently the specification
front-end is the SIGNAL formal specification language
but in the future other standard descriptions languages
(e.g. C, VHDL) will be supported. Translation of the
HCDG into C and VHDL already exists and allows us to
interface to existing implementation tools like software
compilers and hardware synthesis (behavioral and RTL)
tools. A graphical user interface permits to visualize the
HCDG, interactively apply graph transformations, sched-
uling heuristics and visualize the obtained results.
Figure 5.  Scheduling results for "jian"
Figure 6.   Example of register sharing
Figure 7.  Controller FSM
Bench. waka maha kim jian
Resources
cmp: 1
+: 1
-: 1
cmp: 1
ALU: 2
cmp: 0
+: 1
-: 1
cmp: 0
+: 2
-: 3
cmp: 2
+: 2
-: 1
cmp: 2
ALU: 2
cmp: 1
+: 1
-: 1
cmp: 1
+: 2
-: 1
descr. 1 7/7/4 7/7/4 5/5/4 4/4/2 6/6/6 6/6/6 4/4/4 4/4/2
descr. 2 7/7/4 7/7/4 5/5/4 4/4/2 6/6/6 6/6/6 4/4/4 4/4/2
Table 6. Insensitivity to syntactic variance
CODESIS screenshots in figure 5 and figure 6 show
conditional resource sharing for functional units and regis-
ters used in scheduling and register allocation algorithms,
for the example. In figure 7 the automatically derived and
optimized control FSM is shown.
The design and development of the tool are entirely
object oriented in Java allowing for easy extensions and
incorporation and use of new features in a plug and play
fashion. For instance, new scheduling heuristics can be
introduced, different priority functions can be tested, pre-
and post-scheduling transformations can be applied in
variable order etc. Due to its interactivity, extensibility and
visualization capabilities, this tool will be very useful for
research, experimentation and educational purposes.
5. Conclusions
The HCDG is a powerful internal design representation
with the ability to treat both data-flow and control-flow
designs under the same framework. Techniques and heu-
ristics developed for data-flow oriented designs can be
readily adapted for the HCDG. In addition several others
have been developed to tackle the problems related to con-
trol-flow intensive designs.
The HCDG-based scheduling approach exploits most
of the existing scheduling optimization techniques, enjoy-
ing their combined benefits. Both speculative execution
and conditional resource sharing are combined in a uni-
form and consistent framework similarly to dynamic CV's
of [3] and guards in [4], [5]. Even more, it does not suffer
from effects of syntactic variance at both the mutual exclu-
siveness detection and scheduling levels, as CDFG or CFG
based approaches do. The hierarchical control representa-
tion permits to minimize the number of mutual exclusive-
ness tests and also develop probabilistic priority functions
that account for the conditional nature of the design.
Finally, to test our ideas in more realistic contexts a
user friendly HLS tool has been built using the HCDG as
its internal representation.
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